G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 11/30 (2006.01) G06F 17/50 (2006.01)
Patent
CA 2097230
Apparatus for developing and verifying systems. The disclosed apparatus employs a computationally-tractable technique for verifying whether a system made up of a set of processes, each of which has at least one delay constraint associated with it, satisfies a given temporal property. The technique deals with the verification as a language inclusion problem, i.e., it represents both the set of processes and the temporal property as automata and determines whether there is a restriction of the set of processes such that the language of the automaton representing the restricted set of processes is included in the language of the automaton representing the temporal property. The technique is computationally tractable because it deals with the problem iteratively: it tests whether a current restriction of the set of processes is included, and if not, it employs a counter-example for the inclusion to either determine that the delay constraints render satisfaction of the given temporal property or to derive a new restriction of the set of processes. Further included in the disclosure are techniques for checking the timing consistency of the counter-example with respect to a delay constraint and techniques for finding the optimal delay constraint.
Alur Rajeev
Itai Alon
Kurshan Robert Paul
Yannakakis Mihalis
Alur Rajeev
American Telephone And Telegraph Company
Itai Alon
Kirby Eades Gale Baker
Kurshan Robert Paul
LandOfFree
Timing verification by successive approximation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing verification by successive approximation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing verification by successive approximation will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1995778