Translation lookaside buffer shutdown scheme

Details Translation lookaside buffer shutdown scheme Translation lookaside buffer shutdown scheme

G - Physics

06

F

354/244

G06F 12/10 (2006.01) G06F 11/00 (2006.01) G06F 11/07 (2006.01)

Patent

CA 1280831

ABSTRACT Apparatus is disclosed for temporarily disabling a translation lookaside buffer in a computer system upon the occurrence of certain predefined system conditions. Such conditions may be of a first type which have been predetermined to indicate a greater risk that two or more virtual addresses stored in the TLB will simultaneously match the incoming virtual address, and/or of a second type in which access to the TLB is not needed. An example of the first type is a reference to an unmapped segment of memory. An example of the second type is the processing of a non-memory-access instruction. The apparatus may further include failsafe circuitry to shut down the TLB if at least a given number of matches occur at any time and for any reason, the given number being greater than 1. The apparatus prevents loss of data or damage to the chip where match comparisons are performed in parallel.

530051

Affiliated with

Also associated with

Rating

Translation lookaside buffer shutdown scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Translation lookaside buffer shutdown scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation lookaside buffer shutdown scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1245645