Velocity error correcting circuit for time base error corrector

Details Velocity error correcting circuit for time base error corrector Velocity error correcting circuit for time base error corrector

H - Electricity

04

N

352/18.3

H04N 5/95 (2006.01) H04N 9/896 (2006.01)

Patent

CA 1309493

ABSTRACT OF THE DISCLOSURE A main memory stores a signal reproduced from a recording medium with a time base error, and a read clock generator and phase modulator generates a read clock signal of variable phase for reading out the signal from the main memory. A velocity compensating circuit generates first discrete signals representative of the velocity error of the reproduced signal at designated sample points of a current field and second discrete signals representative of a velocity error of the reproduced signal at sample points of a previous field respectively corresponding to the designated points and interleaves the first and second discrete signals to produce a combined signal having a sampling frequency greater than that of either the first or second discrete signals. The combined signal constitutes a nonlinear approximation of the time base error, and the read clock generator and phase modulator is responsive to the combined signal for controlling the readout of the reproduced signal from the main memory in such a manner as substantially to eliminate the time base error. -1-

516139

Affiliated with

Also associated with

Rating

Velocity error correcting circuit for time base error corrector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Velocity error correcting circuit for time base error corrector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Velocity error correcting circuit for time base error corrector will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1184114