Verification of on-line fault monitor performance

Details Verification of on-line fault monitor performance Verification of on-line fault monitor performance

G - Physics

01

S

324/3

G01S 7/40 (2006.01) G01S 1/02 (2006.01)

Patent

CA 1263143

VERIFICATION OF ON-LINE FAULT MONITOR PERFORMANCE ABSTRACT OF THE DISCLOSURE Proper operation of a system fault monitor is verified while the monitor is coupled on-line with the system and to an alarm line. During periods when actual system signals are produced, the monitor is coupled through one of two time delay circuits to the alarm line. During periods when no actual signals are produced by the system, the monitor input is switched to an error signal generator and the monitor output is coupled through the other time delay circuit to processing circuitry which detects the presence of the alarm signal after the circuit time delay. If no alarm signal is detected, a failure of the monitor and/or delay circuit is indicated.

548960

Affiliated with

Also associated with

Rating

Verification of on-line fault monitor performance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Verification of on-line fault monitor performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Verification of on-line fault monitor performance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1203006