G - Physics
11
C
354/241, 352/40.
G11C 7/00 (2006.01) G06F 5/00 (2006.01) G06F 7/60 (2006.01) G11C 11/06 (2006.01)
Patent
CA 1092247
ABSTRACT OF THE INVENTION An integrated circuit comprising first and second read-only memories (ROM), an adder circuit and a NOR gate for determining if the content of an input data word has more zeros than ones. The invention is usable in core memories for the purpose of reducing the power requirements of the core memory. Each of the read-only memories provides a set of output data bits which are less in number than the input data word. These output bits are then applied to the adder circuit where it is determined whether the number of zeros is equal to or greater than the number of ones. The output signals from the adder circuit are applied to the NOR gate which provides a signal to the core memory instructing it to convert all zeros to ones, and all ones to zeros, thereby effecting a reduction in the power requirements of the core memory.
297519
Richard Jean
Singer Company (the)
LandOfFree
Zero detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Zero detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Zero detector will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1136442