Read in process memory apparatus

Details Read in process memory apparatus Read in process memory apparatus

G - Physics

06

F

354/233

G06F 12/08 (2006.01)

Patent

CA 1284389

ABSTRACT OF THE DISCLOSURE A cache memory subsystem couples to main memory through interface circuits via a system bus in common with a plurality of central processing subsystems which have similar interface circuits. The cache memory subsystem includes multilevel directory memory and buffer memory pipeline stages shareable by at least a pair of processing units. A read in process (RIP) memory associated with the buffer memory stage is set to a predetermined state in response to each read request which produces a miss condition to identify the buffer memory location of a specific level in the buffer memory which has been preallocated. The contents of the buffer memory stage are maintained coherent with main memory by updating its contents in response to write requests applied to the system bus by other subsystems. Upon detecting the receipt of data prior to the receipt of the requested data which would make the buffer memory contents incoherent, the cache switches the state of control means associated with the RIP memory. Upon receipt of the requested data, the directory memory is accessed, the RIP memory is reset and the latest data is forwarded to the requesting processing unit as a function of the state of the control means.

540643

Affiliated with

Also associated with

Rating

Read in process memory apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read in process memory apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read in process memory apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1177315