G - Physics – 06 – F
Patent
G - Physics
06
F
354/235
G06F 13/20 (2006.01) G06F 13/12 (2006.01)
Patent
CA 1219957
ASYNCHRONOUS BUFFERED COMMUNICATIONS INTERFACE ABSTRACT A communications interface for controlling asynchronous data transmission between a host computer and an input/output device achieves very high data transfer rates and reduces I/O bottlenecks. The inter- face includes a microprocessor and a memory addressable thereby. The microprocessor controls data transfer from the host computer into an output buffer maintained within the memory and controls subsequent data transfer from the output buffer to an output device, indepen- dently of the operation of the host computer. Data received from the host computer is stored directly into the appropriate output buffer storage location without any time-consuming reading and writing of the data by the microprocessor. This is accomplished by providing a hardware register for storing data received from the host computer. At the appropriate time data transfer from the microprocessor to the memory is disabled, and data transfer from the register to the memory is enabled. Data is thus rapidly transferred from the register directly into the memory location addressed by the microprocessor.
460109
Kirby Eades Gale Baker
Tektronix Inc.
LandOfFree
Asynchronous buffered communications interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous buffered communications interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous buffered communications interface will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1211080