Method and circuit for digital frequency multiplication

Details Method and circuit for digital frequency multiplication Method and circuit for digital frequency multiplication

G - Physics

06

F

328/11

G06F 7/68 (2006.01)

Patent

CA 1259669

- 1 - ABSTRACT: A method and circuit employ digital techniques in processing an input signal of a first frequency to develop an output signal of a second frequency that is a multiple of the first frequency. During each cycle of the input signal, a presettable down counter is decremented from its maximum value at a rate of 1/T1. The digital word appearing at the output of the down counter at the end of the cycle is programmed into an up counter that is clocked at a rate of 1/T2. The frequency of the signal developed at the overflow output of the up counter is divided by two by a flip-flop whose output provides a signal of a frequency which is T1/2T2 times that of the input signal. The frequency of the output signal changes after one cycle of a change in frequency of the input signal. The frequency multiplication factor can be a noninteger value.

497366

Affiliated with

Also associated with

Rating

Method and circuit for digital frequency multiplication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for digital frequency multiplication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for digital frequency multiplication will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1310946