Cmos programmable logic array

Details Cmos programmable logic array Cmos programmable logic array

H - Electricity

03

K

328/127

H03K 19/177 (2006.01)

Patent

CA 1258498

Abstract of the Disclosure A programmable logic array includes a dynamic AND plane, and an OR plane using clocked load devices (M17...M20). The high precharge voltage state in the AND plane places the logic lines in the OR plane (00...03) in a lowvoltage state during precharge. The OR logic lines may then be pulled to a high level during the decode operation. A single clock having a delay path (AR) may be used to control the precharge and decode operations of the PLA.

542082

Affiliated with

Also associated with

Rating

Cmos programmable logic array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cmos programmable logic array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cmos programmable logic array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1331011