G - Physics
06
F
354/237, 354/246
G06F 12/06 (2006.01) G06F 1/03 (2006.01)
Patent
CA 1227884
ABSTRACT A memory array includes a pair of memories of which the one is always synchronously addressable by a cyclical addressing means, the other memory being synchronously addressable during a read phase by the cyclical address in means, and asynchronously addressable by an externally connectable address bus during a write phase, the one memory being in a write phase writing data read from the other memory whilst the latter is in its read phase, and otherwise in a read phase, whereby one memory is always available for the cyclical reading of data.
516122
Everett Ronald G.
Ridout & Maybee Llp
LandOfFree
Memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1339084