G - Physics – 06 – F
Patent
G - Physics
06
F
354/230
G06F 9/38 (2006.01)
Patent
CA 2038264
A digital computer system capable of processing two or more computer instructions in parallel and having a main memory unit for storing information blocks including the computer instructions includes an instruction compounding unit for analyzing the instructions and adding to each instruction a tag field which indicates whether or not that instruction may be processed in parallel with another neighboring instruction. Tagged instructions are stored in the main memory. The computer system further includes a plurality of functional instruction processing units which operate in parallel with one another. The instructions supplied to the functional units are obtained from the memory by way of a cache storage unit. At instruction issue time, the tag fields of the instructions are examined and those tagged for parallel processing are sent to different ones of the functional units in accordance with the codings of their operation code fields.
Blaner Bartholomew
Eickemeyer Richard James
Vassiliadis Stamatis
International Business Machines Corporation
Saunders Raymond H.
LandOfFree
In-memory preprocessor for a scalable compound instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with In-memory preprocessor for a scalable compound instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-memory preprocessor for a scalable compound instruction... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1353879