Method and program product for designing hierarchical...

Details Method and program product for designing hierarchical... Method and program product for designing hierarchical...

Category

G - Physics

Subcategory

06

Subsubcategory

F

IPC codes

G06F 17/50 (2006.01) G01R 31/30 (2006.01)

Type

Patent

Patent number

CA 2360291

Description

A method of designing integrated circuits having an hierarchical structure for quiescent current testing, and the circuit which results therefrom is disclosed. The method comprises analyzing each of one or more selected hierarchical blocks independently of other selected blocks identify any circuit states of each block which could result in elevated quiescent current levels during quiescent current testing of the circuit, the analysis beginning with blocks at a lowest level of hierarchy and proceeding in sequence through each level of design hierarchy to a highest level of hierarchy containing a top-level block; and calculating a fault coverage for each selected block.

Affiliated with

Also associated with

Rating

Method and program product for designing hierarchical... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and program product for designing hierarchical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and program product for designing hierarchical... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1410052