Signal conditioning logic

Details Signal conditioning logic Signal conditioning logic

G - Physics

06

F

G06F 13/00 (2006.01) G06F 13/42 (2006.01)

Patent

CA 2057249

ABSTRACT SIGNAL CONDITIONING LOGIC An apparatus for conditioning signals output from a computer system expansion card to a computer system board to test system board bus specifications and timing limits. The apparatus comprises two signal conditioning extension cards which are used to condition signals from a slave card and a bus master card. The signal conditioning extension cards according to the present invention are interposed between the bus master or slave expansion card and the system board and selectively advance or delay the signals output from the expansion card to the system board. The slave signal conditioning card also selectively delays the read data valid window of the slave card to test the limits of the system board. The bus master signal conditioning card selectively delays the write data valid window of the bus master card to test the limits of the system board.

Affiliated with

Also associated with

Rating

Signal conditioning logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal conditioning logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal conditioning logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1626660