Digital signal quality evaluation circuit using...

Details Digital signal quality evaluation circuit using... Digital signal quality evaluation circuit using...

H - Electricity

04

B

325/19

H04B 1/40 (2006.01) H04L 1/20 (2006.01) H04L 7/04 (2006.01)

Patent

CA 2023715

DIGITAL SIGNAL QUALITY EVALUATION CIRCUIT USING SYNCHRONIZATION PATTERNS Abstract In evaluating the quality of received digital signals in terminals of a mobile communication system, the bit error rate is measured. Each station receives signals in successive data frames which includes a synchronization pattern and stores a version of the synchronization pattern. The received sybchronization pattern is compared to the stored synchronization pattern to derive a signal representative of the received signal quality. The quality signal may then be used for hand-off toother base stations or other call transfers. Since the synchronization pattern is included in each data frame, measuring signal quality therefrom obviates the need for system generation and interpretation of special quality messages.

Affiliated with

Also associated with

Rating

Digital signal quality evaluation circuit using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital signal quality evaluation circuit using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal quality evaluation circuit using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1655450