Method of reducing circuit area by grouping compatible...

Details Method of reducing circuit area by grouping compatible... Method of reducing circuit area by grouping compatible...

H - Electricity

01

L

H01L 23/00 (2006.01) G06F 17/50 (2006.01)

Patent

CA 2248030

In a control block design methodology, a control block is designed, synthesized, and laid out. The control block includes one or more storage devices, such as flops. The flops include a header which buffers signals common to the flops and a storage cell for storing data. A flop grouping tool is used to merge flops having the same type of header into a flop having storage equivalent to the merged flops but using a single header. Multiple instances of the header may be deleted from the control block.

Méthode de conception d'un bloc de contrôle visant sa conception, sa synthèse et sa disposition. Le boc de contrôle comprend un ou plusieurs dispositifs de stockage, comme des bascules. Les bascules ont un dispositif de mise en tampon des signaux communs aux bascules et à une cellule mémoire pour le stockage des données. Un outil permettant de grouper les bascules sert à réunir les bascules ayant le même type de dispositif de mise en tampon dans une bascule possédant une mémoire équivalente aux bascules réunies, mais en utilisant un seul dispositif de mise en tampon. Plusieurs de ces dispositifs peuvent ainsi être éliminés du bloc de contrôle.

Affiliated with

Also associated with

Rating

Method of reducing circuit area by grouping compatible... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reducing circuit area by grouping compatible..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing circuit area by grouping compatible... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1664902