G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 15/167 (2006.01) G06F 11/16 (2006.01) G06F 12/08 (2006.01) G01R 31/3185 (2006.01) G06F 11/00 (2006.01) G06F 11/10 (2006.01) G06F 11/20 (2006.01) G06F 11/273 (2006.01)
Patent
CA 2178406
A method of synchronizing a pair of substantially identical processors for substantial lock-step operation is disclosed. One of the processors is operational, executing an instruction stream from a memory element exclusive to that processor; the other processor is in a wait state. The method involves copying the instruction and data content of the memory of operating processor to the memory of the welting processor in a manner that stores the transferred instructions and data in the memory of the waiting processor at locations that correspond to where the instructions and data are located in the memory of the operating processor. Thereafter, the operating processor will periodically send selected ones of the instructions and data to the waiting processor.
Baker William Edward
Bunton William Patterson
Fowler Daniel L.
Jones Curtis Willard Jr.
Krause John C.
Smart & Biggar
Tandem Computers Incorporated
LandOfFree
Method of synchronizing a pair of central processor units... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of synchronizing a pair of central processor units..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of synchronizing a pair of central processor units... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1698399