Dual function data register

Details Dual function data register Dual function data register

G - Physics

11

C

G11C 17/18 (2006.01) G11C 17/16 (2006.01)

Patent

CA 2729505

A dual function serial and parallel data register with integrated program verify functionality. The master and slave latching circuits of the dual function data register can concurrently store two different words of data. In a program verify operation, the master latch stores program data and the slave latch will receive and store read data. Comparison logic in each register stage will compare the data of both latches, and integrate the comparison result to that of the previous register stage. The final single bit result will indicate the presence of at least one bit that has not been programmed. Automatic program inhibit logic in each stage will prevent successfully programmed bits from being re- programmed in each subsequent reprogram cycle. Either data word can be serially clocked out by selectively starting the shift operations on either the low or high active logic level of a clock signal.

Affiliated with

Also associated with

Rating

Dual function data register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual function data register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual function data register will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1703148