Shared bus non-sequential data ordering method and apparatus

Details Shared bus non-sequential data ordering method and apparatus Shared bus non-sequential data ordering method and apparatus

G - Physics

06

F

G06F 13/36 (2006.01) G06F 13/40 (2006.01)

Patent

CA 2142028

A shared bus non-sequential data ordering method and apparatus are provided. A maximum bus width value and a minimum transfer value are identified. A minimumnumber of sub-transfers is identified responsive to the identified maximum bus width value and the minimum transfer value. A bus unit having a maximum number of chips to receive and/or send data receives data in a predefined order during multiple sub- transfers. During each data sub-transfer, a corresponding predefined word is transferred to each chip of the bus unit.

Affiliated with

Also associated with

Rating

Shared bus non-sequential data ordering method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shared bus non-sequential data ordering method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared bus non-sequential data ordering method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1829593