Automatic addressing of information bus devices

Details Automatic addressing of information bus devices Automatic addressing of information bus devices

G - Physics

06

F

G06F 13/40 (2006.01) G06F 12/06 (2006.01)

Patent

CA 2149823

An automatic addressing technique for flexibly specifying the individual physical addresses of a plurality of devices coupled to an information bus. An anchor pattern is applied to an address bus of a plurality of address taps sufficient to uniquely specify the numbered J of devices to be attached thereto. Each device is connected to a tap on the address bus, each tap having the same number of bits. A plurality of address transform elements are serially connected to the bus, each transform element being located between adjacent tap positions. Each transform element converts the address pattern coupled to its input to another pattern capable of uniquely specifying the next address in the desired sequence. A wide variety of address sequences are available for selection, with each particular address sequence automatically determined by the related specific anchor pattern. The transform elements are passive elements, and no jumpers or settable switches are required to specify the physical addresses when configuring or reconfiguring the system.

Affiliated with

Also associated with

Rating

Automatic addressing of information bus devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic addressing of information bus devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic addressing of information bus devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1837673