G - Physics – 06 – F
Patent
G - Physics
06
F
354/167
G06F 7/52 (2006.01) G06F 17/16 (2006.01)
Patent
CA 2030676
A matrix arithmetic circuit includes an address generator, a first multiplier, a second multiplier, and an accumulator. The address generator generates addresses of first, second, and third memories to read out matrix elements from the first, second, and third memories at predetermined timings. The first multiplier multiplies the first and second matrices. The second multiplier multiplies the multiplication result from the first multiplier and the third matrix. The accumulator accumulates the multiplication result from the second multiplier to obtain an arithmetic result.
Corporation Nec
Smart & Biggar
LandOfFree
Matrix arithmetic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Matrix arithmetic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matrix arithmetic circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1908464