Integrated level two cache and memory controller with...

Details Integrated level two cache and memory controller with... Integrated level two cache and memory controller with...

G - Physics

06

F

G06F 13/20 (2006.01) G06F 12/08 (2006.01)

Patent

CA 2142799

A memory system wherein data retrieval is simultaneously initiated in both and L2 cache and main memory, which allows memory latency associated with arbitration, memory DRAM address translation, and the like to be minimized in the event that the data sought by the processor is not in the L2 cache (miss). The invention allows for any memory access to be interrupted in the storage control unit prior to any memory signals being activated. The L2 and memory access controls are in a single component, i.e. the storage control unit (SCU). Both the L2 and the memory have a unique port into the CPU which allows data to be directly transferred. This eliminates the overhead associated with storing the data in an intermediate device, such as a cache or memory controller.

Affiliated with

Also associated with

Rating

Integrated level two cache and memory controller with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated level two cache and memory controller with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated level two cache and memory controller with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1982280