Sram emulator

Details Sram emulator Sram emulator

G - Physics

11

C

G11C 7/00 (2006.01) G11C 7/10 (2006.01) G11C 7/22 (2006.01) G11C 11/4076 (2006.01) G11C 11/408 (2006.01)

Patent

CA 2376902

Generally, the present invention provides memory controller for providing a synchronous SRAM interface to an embedded SDRAM. To achieve maximum performance SDRAM timing, row circuitry is emulated in the controller to produce SDRAM control signals. Control signal timing is optimized for read and write operations and can be flexibly adjusted using control registers. Since the timing of DRAM control signals is based on the embedded DRAM timing emulation, all margins can be minimized and the performance of the memory can be maximized. The SRAM interface can operate in a wide range of clock frequencies, which are not restricted to ratios of multiples of the embedded DRAM clock frequency.

Affiliated with

Also associated with

Rating

Sram emulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sram emulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sram emulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2030837