Multiprocessor system with cache memory

Details Multiprocessor system with cache memory Multiprocessor system with cache memory

G - Physics

06

F

340/89

G06F 15/16 (2006.01)

Patent

CA 1113574

Abstract A multiprocessor system is described in which a plurality of central processor units share the same main memory over a common asynchronous bus. Each central processor directs all memory requests to its own high speed cache memory. If the request is to read data from memory, the cache memory control determines if the addressed data is present in the cache memory. If so, the data is transferred to the processor without accessing main memory over the bus. If the data is not present in the cache memory, the cache memory control gains access to the bus by a priority circuit and reads out the data from memory, storing the data in the cache memory at the same time that it transfers the data to the processor. If the memory request by the processor is to write data in memory, the cache memory control gains access to the bus and initiates a data store in the main memory. At the same time, the cache memory control determines if the existing data being overwritten at the addressed location in main memory is present in the cache memory. If so, it updates the data in the cache memory at the same time it writes the data in main memory.

315229

Affiliated with

Also associated with

Rating

Multiprocessor system with cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor system with cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system with cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-630427