Hybrid bit clock servo

Details Hybrid bit clock servo Hybrid bit clock servo

H - Electricity

04

N

350/19

H04N 1/04 (2006.01) H04N 1/053 (2006.01) H04N 1/113 (2006.01)

Patent

CA 1159550

-1- ABSTRACT A circuit for controlling the clock rate separately for each facet of a polygon used in a laser driven raster output scanner. The clock rate for facet #0 is servoed using a first order integrator (11) driven by a digital correction circuit which compares the actual number of pulses against the required number, and produces therefrom an analog correction pulse width which is applied to the integrator (11). A second order integrator (19) is used to compensate for leakage of charge from the parallel capacitor of the first order integrator (11), to improve performance. The remaining facets are then corrected for by assigning to each an individual correction voltage. This correction voltage is generated by counting clock pulses for each additional facet and using these pulse totals to generate individual analog correction voltages which are added to, or subtracted from the facet #0 voltage in an adder (18) which combines the facet #0 correction voltage with each individual voltage in sequence. The result is a relatively simple and inexpensive circuit that compensates for facet signature errors, as well as errors produced by drive motor hunting.

377527

Affiliated with

Also associated with

Rating

Hybrid bit clock servo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid bit clock servo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid bit clock servo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-7186