Dual domain memory controller

Details Dual domain memory controller Dual domain memory controller

G - Physics

06

F

354/237

G06F 12/02 (2006.01) G06F 13/42 (2006.01)

Patent

CA 2020456

ABSTRACT An asynchronous memory control unit (14) for asynchronously controlling access to and from system memory (16) of a microcomputer system in response to control signals from conventional and state-of-the-art microcomputer I/O buses is described. The asynchronous memory control unit (14) of the present invention operates cooperatively with a synchronous memory control unit (12) which provides access to and from system memory (16) in response to command signals from a microprocessor. Whenever the microprocessor controls the bus, the synchronous memory control unit (12) is enabled; whenever the microprocessor is not controlled of the bus at main I/O bus, the asynchronous control unit (14) is enabled.

Affiliated with

Also associated with

Rating

Dual domain memory controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual domain memory controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual domain memory controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1599196