Aparatus and method for reducing oscillator frequency...

Details Aparatus and method for reducing oscillator frequency... Aparatus and method for reducing oscillator frequency...

H - Electricity

03

C

H03C 1/04 (2006.01) G01R 21/10 (2006.01) H03C 1/06 (2006.01) H03F 1/34 (2006.01) H03G 3/00 (2006.01) H03L 1/02 (2006.01) H03L 7/18 (2006.01)

Patent

CA 2298927

The invention discloses an apparatus and method for reducing frequency pulling. Further, the invention provides amplitude modulation techniques to eliminate spurious signals and injection locking of the VCO to the output transmitted carrier. The architecture includes at least one synthesizer, a plurality of frequency dividers, an output VCO, a low pass filter, a mixer, a pretransmission filter and an amplifier connected in a manner to generate an output frequency which is non- harmonically related to the synthesizer VCO and to maintain the magnitude of the output frequency at, preferably, exactly 1.5 times higher than the VCO frequency.

Affiliated with

Also associated with

Rating

Aparatus and method for reducing oscillator frequency... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Aparatus and method for reducing oscillator frequency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aparatus and method for reducing oscillator frequency... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1503816