Cdma rake receiver with sub-chip resolution

Details Cdma rake receiver with sub-chip resolution Cdma rake receiver with sub-chip resolution

H - Electricity

04

B

H04B 1/16 (2006.01) H03H 21/00 (2006.01) H04B 1/707 (2006.01) H04J 13/04 (2006.01)

Patent

CA 2173885

A rake receiver for use in direct-sequence code-division multiple-access communication systems employs a novel channel estimator capable of resolving multipath components spaced closer than a chip interval of the direct-sequence signature sequence. The estimator utilizes a constrained iterative deconvolution technique which employs projection onto convex sets (POCS). In a matched filter rake receiver embodiment, the delay Tsc between two taps of a delay line is smaller than the duration Tc of a chip of pseudo-random sequence. A rake receiver constructed in this manner is capable of detecting signals that have propagated through multipath channels and that have path components spaced closer than one chip of the signal sequence (e.g. closer than the inverse of the signal bandwidth).

Affiliated with

Also associated with

Rating

Cdma rake receiver with sub-chip resolution does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cdma rake receiver with sub-chip resolution, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cdma rake receiver with sub-chip resolution will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1614163