Chain logic scheme for programmed logic array

Details Chain logic scheme for programmed logic array Chain logic scheme for programmed logic array

H - Electricity

03

K

328/127

H03K 19/177 (2006.01) H03K 19/096 (2006.01)

Patent

CA 1258102

CHAIN LOGIC SCHEME FOR PROGRAMMED LOGIC ARRAY Abstract Additional data processing capability can be added to a programmed logic array (PLA), having an AND plane and an OR plane connected serially between an input register and an output register, by inserting a multistage domino CMOS logic network between the OR plane and the output register. The OR plane is an array of single-stage domino CMOS logic and is timed so that it precharges simultaneously with the multistage network. Without prolonging the individual phase durations or adding any registers, the added domino logic network can have a propagation delay time corresponding to more than one phase of the PLA, and hence the network can have correspondingly more stages and more added data processing capability.

477377

Affiliated with

Also associated with

Rating

Chain logic scheme for programmed logic array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chain logic scheme for programmed logic array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chain logic scheme for programmed logic array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1301411