H - Electricity – 01 – C
Patent
H - Electricity
01
C
H01C 7/00 (2006.01) H01C 17/00 (2006.01) H01L 21/02 (2006.01) H01L 27/08 (2006.01)
Patent
CA 2092370
A method is provided for forming multi-valued linear resistors for an integrated circuit using a single mask level. A plurality of trenches are defined in a substrate. Each trench has contact regions of a specific lateral dimension and a narrower portion extending therebetween. Successive conformal layers of a first dielectric layer, a first conductive layer of high resistivity and a second conductive layer of lower resistivity are provided to fill the trench. The amount of the second conductive layer which fills the trench depends on the width of the trench. The resulting structure is planarized, preferably by chemical-mechanical polishing to provide fully planarized topography. Advantageously when the first and second conductive layers are provided from layers of undoped and doped polysilicon respectively, the trench dimensions control the amount of dopant incorporated in each region of the trench. After annealing to diffuse dopant, the wider end contact regions are heavily doped to form contact regions, and the intermediate narrow portion of the trench is doped to a level dependent on the width of the trench, thereby forming a resistive element having a resistivity inversely dependent on the trench width. The method is compatible with CMOS, Bipolar and Bipolar CMOS processes.
Boyd John M.
Ellul Joseph P.
Tay Sing P.
Boyd John M.
de Wilton Angela C.
Ellul Joseph P.
Nortel Networks Limited
Tay Sing P.
LandOfFree
Forming resistors for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forming resistors for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forming resistors for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-2078661