Method of packaging and powering integrated circuit chips...

H - Electricity – 01 – L

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

356/146

H01L 27/02 (2006.01) H01L 23/40 (2006.01) H01L 23/498 (2006.01) H01R 13/24 (2006.01)

Patent

CA 2016850

PD89-0243 ABSTRACT OF THE DISCLOSURE An IC chip assembly, e.g. of the TAB-type, includes a chip having an array of exposed contacts at a first face thereof, a substrate having an array of exposed contacts at a face thereof and a compliant interposer with exposed contacts at opposite faces thereof positioned between the chip and substrate so that contacts on the opposite faces of the interposer engage the contacts on said chip and substrate, respectively. A heat transfer member contacts the opposite face of the chip and is engaged to the substrate so as to compress the interposer thereby simultaneously establishing relatively low inductance electrical connections between the chip contacts and the substrate contacts and good thermal contact between the chip and the thermal transfer member. FIG 1.

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Method of packaging and powering integrated circuit chips... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of packaging and powering integrated circuit chips..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of packaging and powering integrated circuit chips... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1510073

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.