Structure and method for testing antifuse resistance and...

Details Structure and method for testing antifuse resistance and... Structure and method for testing antifuse resistance and...

G - Physics

01

R

G01R 27/02 (2006.01) G01R 29/02 (2006.01) G01R 31/30 (2006.01) G01R 31/3185 (2006.01)

Patent

CA 2054883

STRUCTURE AND METHOD FOR TESTING ANTIFUSE RESISTANCE AND CIRCUIT SPEED David B. Parlour F. Erich Goetting ABSTRACT In a configurable logic array chip having elements interconnectable by antifuses, an antifuse test structure is provided for estimating speed and resistance of programmed antifuses in the logic array without sacrificing any of the antifuses available for programming by the end user. Antifuses programmable by the same means as those in the logic array are selectively programmed to form a test path having characteristics representative of a path formed by a user in the logic array. A signal is propagated along this test path and time delay for propagation tested by switching the signal at a rate equal to a maximum acceptable time delay, then determining whether the signal propagates through the test path within the time before the signal switches. In a preferred embodiment, the antifuse test structure is located along edges of the configurable logic array chip and each edge of the chip tested for acceptable delay.

Affiliated with

Also associated with

Rating

Structure and method for testing antifuse resistance and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure and method for testing antifuse resistance and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for testing antifuse resistance and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1844364